






	design reg -step proces	ister with desired operations using simple ss	Ð
TAB	LE 4.1 Four-step pro	cess for designing a multifunction register. Description	
1.		Count the number of operations (don't forget the maintain present value operation!) and add in front of each flip-flop a mux with at least that number of inputs.	
2.	Create mux operation table	Create an operation table defining the desired operation for each possible value of the mux select lines.	
3.	Connect mux inputs	For each operation, connect the corresponding mux data input to the appropriate external input or flip-flop output (possibly passing through some logic) to achieve the desired operation.	
4.	Map control lines	Create a truth table that maps external control lines to the internal mux select lines, with appropriate priorities, and then design the logic to achieve that mapping	
























































































Can build faster incrementer			Outputs						
	a3	a2	a1	a0	c0	s3	s2	s1	s0
using combinational logic	0	0	0	0	0	0	0	0	1
design process	0	0 0	0 1	1 0	0	0 0	0 0	1 1	0 1
 Capture truth table 	0	0	1	1	0	0	1	0	0
•	0	1	0	0	0	0	1	0	1
 Derive equation for each output 	0	1	0	1	0	0	1	1	0
• c0 = a3a2a1a0	0	1	1	0	0	0	1	1	1
•	0	1 0	1 0	1 0	0 0	1 1	0 0	0 0	0 1
• s0 = a0'	1	0	0	1	0	1	0	1	0
 Results in small and fast circuit 	1	0	1	0	0	1	0	1	1
	1	0	1	1	0	1	1	0	0
 Note: works for small N larger 	1 1	1 1	0 0	0 1	0 0	1 1	1 1	0 1	1 0
N leads to exponential growth,	1	1	1	0	0	1	1	1	1
like for N-bit adder	1	1	1	1	1	0	0	0	0
like for N-bit adder		•	•	Ũ	-	•	•	•	•





























Gener	alized r	epres	senta	tion (of mu	iltiplic	cation	by hand	
			Х		a2 b2	a1 b1	a0 b0		
	+ b3a3		b1a3 a3 b2a2 a2 b3a1	b1a2 b2a1	b2a0	b1a0 0	0	(pp1) (pp2) (pp3) (pp4)	
	p7 p6	р5	р4	р3	p2	p1	p0		

