

Systemy wbudowane

Współczesne technologie
implementacji mikrokontrolerów
i systemów wbudowanych

dr inż. Ignacy Pardyka, UJK Kielce

Materiały źródłowe:

1. Slides to accompany the textbook *Digital Design*, First Edition, by Frank Vahid, John Wiley and Sons Publishers, 2007, <http://www.ddvahid.com>
2. Slides to accompany the textbook *Embedded Systems: A Contemporary Design Tool*, by James K. Peckol, John Wiley and Sons Publishers, 2008.


Copyright © 2007 Frank Vahid

Instructors of courses requiring Vahid's *Digital Design* textbook (published by John Wiley and Sons) have permission to modify and use these slides for customary course-related activities, subject to keeping this copyright notice in place and unmodified. These slides may be posted as unanimated pdf versions on publicly-accessible course websites.. PowerPoint source (or pdf with animations) may not be posted to publicly-accessible websites, but may be posted for students on internal protected sites or distributed directly to students by other electronic means. Instructors may make printouts of the slides available to students for a reasonable photocopying charge, without incurring royalties. Any other use requires explicit permission. Instructors may obtain PowerPoint source or obtain special use permissions from Wiley – see <http://www.ddvahid.com> for information.



Programmable IC Technology – FPGA



- Manufactured IC technologies require weeks to months to fabricate
 - And have large (hundred thousand to million dollar) initial costs
- Programmable ICs are pre-manufactured
 - Can implement circuit *today*
 - Just download bits into device
 - Slower/bigger/more-power than manufactured ICs
 - But get it today, and no fabrication costs
- Popular programmable IC – FPGA
 - "Field-programmable gate array"
 - Developed late 1980s
 - Though no "gate array" inside
 - Named when gate arrays were very popular in the 1980s
 - Programmable in seconds



FPGA Internals: Lookup Tables (LUTs)

- Basic idea: Memory can implement combinational logic
 - e.g., 2-address memory can implement 2-input logic
 - 1-bit wide memory – 1 function; 2-bits wide – 2 functions
- Such memory in FPGA known as Lookup Table (LUT)



$$F = x'y' + xy$$



$$F = x'y' + xy$$
$$G = xy'$$


(d) Truth table:

x	y	F	G
0	0	1	0
0	1	0	0
1	0	0	1
1	1	1	0




FPGA Internals: Lookup Tables (LUTs)

- Example: Seat-belt warning light (again)





FPGA Internals: Lookup Tables (LUTs)

- Lookup tables become inefficient for more inputs
 - 3 inputs \rightarrow only 8 words
 - 8 inputs \rightarrow 256 words; 16 inputs \rightarrow 65,536 words!
- FPGAs thus have numerous small (3, 4, 5, or even 6-input) LUTs
 - If circuit has more inputs, must partition circuit among LUTs
 - Example: Extended seat-belt warning light system:



5-input circuit, but 3-input LUTs available




Partition circuit into
3-input sub-circuits

Map to 3-input LUT




FPGA Internals: Lookup Tables (LUTs)


- Partitioning among smaller LUTs is more size efficient
 - Example: 9-input circuit



Original 9-input circuit



Partitioned among
3x1 LUTs




Requires only 4
3-input LUTs
(8x1 memories) –
much smaller than
a 9-input LUT
(512x1 memory)




FPGA Internals: Lookup Tables (LUTs)

- LUT typically has 2 (or more) outputs, not just one
- Example: Partitioning a circuit among 3-input 2-output lookup tables


(Note: decomposed one 4-input AND input two smaller ANDs to enable partitioning into 3-input sub-circuits)



First column unused;
second column
implements AND





First column unused;
second column
implements AND




FPGA Internals: Lookup Tables (LUTs)

- Example: Mapping a 2x4 decoder to 3-input 2-output LUTs




FPGA Internals: Switch Matrices

- Previous slides had hardwired connections between LUTs
- Instead, want to program the connections too
- Use switch matrices (also known as programmable interconnect)
- Simple mux-based version – each output can be set to any of the four inputs just by programming its 2-bit configuration memory





FPGA Internals: Switch Matrices

- Mapping a 2x4 decoder onto an FPGA with a switch matrix




FPGA Internals: Switch Matrices

- Mapping the extended seatbelt warning light onto an FPGA with a switch matrix
 - Recall earlier example (let's ignore d input for simplicity)




(a)




(b)

FPGA Internals: Configurable Logic Blocks (CLBs)

- LUTs can only implement combinational logic
- Need flip-flops to implement sequential logic
- Add flip-flop to each LUT output
 - Configurable Logic Block (CLB)
 - LUT + flip-flops
 - Can program CLB outputs to come from flip-flops or from LUTs directly



FPGA Internals: Sequential Circuit Example using CLBs




Left lookup table

a_2	a_1	a_0	D_1	D_0
0	a	b	w=a' x=b'	1 1
0	0	0	1	0
0	0	1	1	0
0	1	0	0	1
0	1	1	0	0


below unused

(b)




FPGA Internals: Overall Architecture

- Consists of hundreds or thousands of CLBs and switch matrices (SMs) arranged in regular pattern on a chip



FPGA Internals: Programming an FPGA

- All configuration memory bits are connected as one big shift register
 - Known as scan chain
- Shift in "bit file" of desired circuit




This isn't wrong. Although the bits appear as "10" above, note that the scan chain passes through those bits from right to left – so "01" is correct here.





Other Technologies

- Simple Programmable Logic Devices (SPLDs)
 - Developed 1970s (thus, pre-dates FPGAs)
 - Prefabricated IC with large AND-OR structure
 - Connections can be "programmed" to create custom circuit
 - Circuit shown can implement any 3-input function of up to 3 terms
 - e.g., $F = abc + a'c'$





Programmable Nodes in an SPLD

- Fuse based – "blown" fuse removes connection
- Memory based – 1 creates connection




PLD Drawings and PLD Implementation Example


- Common way of drawing PLD connections:
 - Uses one wire to represent all inputs of an AND
 - Uses "x" to represent connection
 - Crossing wires are not connected unless "x" is present
- Example: Seat belt warning light using SPLD




Two ways to generate a 0 term




PLD Extensions



Two-output PLD



PLD with programmable registered outputs



Digital Design
Copyright © 2006
Frank Vahid

More on PLDs

- Originally (1970s) known as Programmable Logic Array – *PLA*
 - Had programmable AND and OR arrays
- AMD created "Programmable Array Logic" – "*PAL*" (trademark)
 - Only AND array was programmable (fuse based)
- Lattice Semiconductor Corp. created "Generic Array Logic – "*GAL*" (trademark)
 - Memory based
- As IC capacities increased, companies put multiple PLD structures on one chip, interconnecting them
 - Became known as Complex PLDs (CPLD), and older PLDs became known as Simple PLDs (SPLD)
- GENERALLY SPEAKING, difference of SPLDs vs. CPLDs vs. FPGAs:
 - SPLD: tens to hundreds of gates, and usually non-volatile (saves bits without power)
 - CPLD: thousands of gates, and usually non-volatile
 - FPGA: tens of thousands of gates and more, and usually volatile (but no reason why couldn't be non-volatile)




Technology Comparisons


TABLE 7.2: Sample % of new implementations in various technologies. Total is more than 100% due to overlap among categories.

Technology	%
Standard cell	55%
Gate array	5%
System-on-a-Chip	30%
Full-custom	10%
CPLD/FPGA	10%
Other	5%

Source: Synopsys, DAC 2002 panel.



Technology Comparisons



(1): Custom processor in full-custom IC
Highly optimized

(2): Custom processor in FPGA
Parallelized circuit, slower IC
technology but programmable

(3): Programmable processor in standard
cell IC


Program runs (mostly)
sequentially on moderate-costing IC

(4): Programmable processor in FPGA
Not only can processor be
programmed, but FPGA can be programmed
to implement multiple
processors/coprocessors




Key Trend in Implementation Technologies

- Transistors per IC doubling every 18 months for past three decades
 - Known as "Moore's Law"
 - Tremendous implications – applications infeasible at one time due to outrageous processing requirements become feasible a few years later
 - Can Moore's Law continue?





Procesor i pamięć wbudowane w FPGA


- W strukturze FPGA można skonfigurować
 - Procesor
 - np. open source picoBlaze (Verilog, VHDL)
 - Pamięć programu (ROM)
 - Pamięć danych
 - Interfejsy
 - Układy we/wy




uP based system







uC based system






DSP









Poziomy sygnałów logicznych



Poziomy sygnałów logicznych





Model i charakterystyki opornika z uwzględnieniem elementów pasożytniczych








Digital Design
Copyright © 2006
Frank Vahid

Model i charakterystyki kondensatora z uwzględnieniem elementów pasożytniczych



$$L = 10 \text{ nH}$$






$$R = 0.5 \text{ ohm}$$



Digital Design
Copyright © 2006
Frank Vahid








Połączenia układów: modele z elementami pasożytniczymi






Digital Design
Copyright © 2006
Frank Vahid

Niewykorzystane wejścia bramek




Połączenia układów: modele 2 rzędu z elementami pasożytniczymi



Digital Design
Copyright © 2006
Frank Vahid

Embedded Systems, © 2008, James K. Peckol


CPLD




Digital Design
Copyright © 2006
Frank Vahid

Embedded Systems, © 2008, James K. Peckol


FPGA




Xilinx CPLD





Xilinx CPLD



Altera FPGA





Altera FPGA



Digital Design
Copyright © 2006
Frank Vahid



Altera FPGA




Digital Design
Copyright © 2006
Frank Vahid

Embedded Systems, © 2008, James K. Peckol

Altera FPGA



Xilinx FPGA na płycie Nexys2






Digital Design



Copyright © 2006

Frank Vahid

Xilinx FPGA na płycie Nexys2




Xilinx FPGA na płycie Nexys2





Xilinx FPGA na płycie Nexys2



Xilinx FPGA na płycie Nexys2




Xilinx FPGA na płytce Nexys2




Digital Design
Copyright © 2006
Frank Vahid



Xilinx FPGA na płycie Nexys2



Xilinx FPGA na płycie Nexys2




Cypress PSoC




Digital Design
Copyright © 2006
Frank Vahid

Cypress PSoC - zestaw uruchomieniowy



Cypress PSoC - moduły procesorów

PSoC CY8C29 Family Processor Module





10-Pin JTAG/SWD/SVV
Debug and Programming Header

In-Circuit Emulator Interface

PSoC Devices

ISSP Programming Header

PSoC CY8C38 Family Processor Module



Digital Design
Copyright © 2006
Frank Vahid


Embedded Systems, © 2008, James K. Peckol

SoC, PSoC, & SoPC Design

- Design a single chip solution
- Recent option for Embedded Systems
- System on a Chip (SoC) – one chip replaces a embedded system board
- System on a Programmable Chip (SoPC) is an SoC that uses a large FPGA
- Intellectual Property (IP) cores are used to provide processors and common hardware for SoPC designs. IP cores are drop in design elements purchased from another vendor



eBox 2300- SoC Embedded PC



Digital Design
Copyright © 2006
Frank Vahid

Embedded Systems, © 2008, James K. Peckol

PSoC Design

- Programmable System on a Chip (PSoC)
- A small low-cost microcontroller with on chip memory, some programmable logic, and mixed signal hardware (A/D)
- Tools provided to configure hardware and then write software in assembly or C
- Also has a new Labview type development tool
- Limited to a just few K of memory – no OS
- PSoC is a trademark of Cypress
- PSoC II coming soon – 32-bit ARM based?



SoPC Design

- Use a large Field Programmable Gate Array (FPGA) with a processor IP core
- In a Soft IP core logic elements from the FPGA are used to build the processor.
- In a Hard IP core a full custom VLSI layout for the processor is placed in the FPGA
- Soft cores more flexible, but have slower clock rates



Processor Cores for SoPC

- Soft Processor Cores for FPGAs
 - NIOS II - Altera
 - Microblaze, Picoblaze, 8051 - Xilinx
- Hard Processor Cores for FPGAs
 - ARM Altera
 - PowerPC Xilinx
 - S5 Tensilica Xtensa - Stretch
- Largest FPGAs can support several processors on one chip
- Cost as low as \$.35 per processor




Software for SoPC Design

- Traditional FPGA tools (VHDL & Verilog)
 - FPGA also used to build additional hardware
- Processor Configuration Tool (Soft Cores)
- C/C++ Compiler for Processor Program Code
- Tools to debug code and load memories
- Optional OS support for Processor
- Board Support Package (BSP) provides OS I/O device drivers for a specific board design



FPGA-based SOPC CAD Tool Flow



FPGA-based SOPC


FEATURES OF COMMERCIAL SOFT PROCESSOR CORES

<u>Feature</u>	<u>Nios 3.1</u>	<u>MicroBlaze 3.2</u>
Datapath	16 or 32 bits	32 bits
Pipeline Stages	5	3
Frequency	up to 150 MHz	up to 150 MHz
Gate Count	26,000–40,000	30,000–40,000
Register File	up to 512 (window size: 32)	32 general purpose and 32 special purpose
Instruction Word	16 bits	32 bits
Instruction Cache	Optional	Optional
Hardware Multiplier	Optional	Optional


This clock speed is not achievable on all devices. Some devices limit the maximum frequency to as low as 50 MHz.



SOPC Memory Organization




Non-volatile (Flash) Memory is used both to boot processor software at power on and to configure the FPGA hardware



Altera SoPC

Altera's SoPC UP 3 board contains a 200,000 gate FPGA with Flash and SRAM memory.


It can run a soft Nios II RISC processor IP core



Digital Design
Copyright © 2006
Frank Vahid

Embedded Systems, © 2008, James K. Peckol

Xilinx SoPC FPGA Board




Digital Design
Copyright © 2006
Frank Vahid

Xilinx SoPC FPGA Features

- Xilinx Virtex-2 Pro FPGA with 3M Logic Gates, 136 18-bit multipliers for DSP applications, 2,448Kb of internal SRAM, and two PowerPC Microprocessors
- DDR SDRAM DIMM that can accept up to 2Gbytes of RAM
- 10/100 Ethernet port & USB 2.0 port
- Non-volatile Flash memory & Compact Flash card slot
- VGA Video port & PC Audio Codec
- Serial ATA, PS/2, & RS-232 ports
- High and Low Speed I/O expansion connectors with a large collection of available expansion boards
- Low cost: Board is \$299 for Universities
- Xilinx SOPC Development tools are free for Universities



Newer Altera DE -2 board – A bit more I/O and larger FPGA with hardware multipliers



Digital Design
Copyright © 2006
Frank Vahid


Conclusions

- SoPC is at the leading edge of electronic systems design
- Opportunities exist for innovative design approaches using processors, memory, and programmable FPGA logic
- New approaches and new tools are needed to explore and develop designs




Chapter Summary

- Many ways to get from design to physical implementation
 - Manufactured IC technologies
 - Full-custom IC
 - Decide on every transistor and wire
 - Semi-custom IC
 - Transistor details pre-designed
 - Standard cell: Place cells and wire them
 - Gate array: Just wire existing gates
 - FPGAs
 - Fully programmable
 - Other technologies
 - Logic ICs, PLD, SoC, PSoC, SoPC



(a) Digital circuit
design



(b) Physical
implementation

